In this paper, we present a probabilistic simulation technique to estimate the power consumption of a cmos circuit under a general delay model. This technique is based on the notion of tagged (probability) waveforms, which model the set of all possible events at the output of each circuit node. Tagged waveforms are obtained by partitioning the logic waveform space of a circuit node according to the initial and nal va l u e s o f e a c h logic waveform and compacting all logic waveforms in each partition by a single tagged waveform. From the tagged waveform, one can calculate the switching activity and hence the average power consumption of the circuit node. To improve the e ciency of tagged probabilistic simulation, only tagged waveforms at the circuit inputs are exactly computed. The tagged waveforms of the remaining nodes are computed using a compositional scheme that propagates the tagged waveforms from circuit inputs to circuit outputs. We obtain signi cant speed up over explicit simulation methods with an average error of only 6%. This also represents a factor of 2-3 improvement in accuracy of power estimates over previous probabilistic simulation approaches.
Introduction
With the continuing reduction in the minimum feature size, both transistor count and operating frequency of today's ICs are increasing, which in turn leads to higher power dissipation. Higher power dissipation in ICs increases the packaging cost and degrades the circuit reliability. As a result, power dissipation has become an important concern in IC design. Another driver for low p o wer is the class of portable electronic devices ranging from laptop computers to personal communicators. Here, the objective is to minimize the power consumption so as to extend the battery life.
To minimize power or to verify that power consumption in a chip meets the power budget allowed in the design speci cation, one needs to develop accurate and e cient p o wer estimation tools. In addition, today's designers face increasing level of system intergation. To a void hefty costs associated with the redesign process, the designers need to identify potential design problems as early as possible in the design process. Accurate and e cient p o wer estimation tools are mandatory for the designers to achieve t h i s goal.
In CMOS circuits, power is mostly consumed during charging and discharging of load capacitances. This has led to a simple, yet accurate, power consumption model at the gate level. Several gate level power estimation techniques have been proposed. They o er reasonable accuracy and excellent e ciency as compared with circuit simulation. There are two major types of approaches used in gate-level power estimation techniques: dynamic (or simulative) 1 , 2 ] a n d static (or non-simulative) 3 , 4 , 5 ] .
Dynamic techniques explicitly simulate the circuit under a \typical" input vector stream. Their main shortcoming is however that they are very slow. Moreover, their results are highly dependent on the simulated sequence. To produce a meaningful power estimate, the required number of simulated vectors is usually high. To address this problem, Monte Carlo simulation technique are proposed in 1, 2] . These technique use an input model based on a Markov process to generate the input stream for simulation. The main di culty is that it is not clear how the input stream can be e ciently generated when the circuit inputs exhibit complex correlations.
The static techniques 3, 4 , 5] rely on statistical information (such as the mean activity of the input signals and their correlations) about the input stream to estimate the internal switching activity of the circuit. In 3] (CREST), the concept of probability waveforms is proposed to estimate the mean and variance of the current drawn by each circuit node. During the simulation, the logic waveforms are compactly represented by probability w aveforms which consist of an initial signal probability and a sequence of events occurring at di erent time instances. The propagation mechanism for the transition events and their associated transition probabilities is event-driven in nature. In 4] (DENSIM) the notion of transition density, w h i c h is the average number of transitions per second, is proposed. An e cient algorithm based on Boolean di erence operation is proposed to propagate the transition densities from circuit inputs throughout the circuit. Although both of these two techniques can be performed e ciently, the accuracy in general is only moderate, mainly due to the lack of e cient m e c hanism to account for the signal correlations among circuit nodes. An implicitly enumeration approach based on symbolic simulation is proposed in 5] . While the e ciency of this technique has been improved using OBDD (Ordered Binary Decision Diagram) 6 ], the space complexity is its major limitation.
In this paper, we propose an e cient p o wer estimation technique, called tagged p r obabilistic simulation (TPS), based on the notion of tagged (probability) waveforms 7, 8 ] . It works under the general delay models, therefore does account for the power due to glitches. The tagged probability w aveforms are formed by partitioning the waveform space such that logic waveforms produced by all members in a partition are collectively represented by a single tagged waveform. The purpose of this partitioning is to put all logic waveforms with similar properties into the same partition so that the accuracy and e ciency of simulation can be signi cantly improved. TPS uses the following partitioning strategy: for each n o d e n, all input vectors that produces the same initial and nal values in the logic waveforms at node n are put in the same partition and their corresponding logic waveforms are collectively represented by the same tagged waveform. E cient w aveform propagation scheme is developed to propagate the tagged waveforms from circuit inputs to circuit outputs. In particular, the correlation between the tagged waveforms at the inputs of a gate can be e ectively accounted for through the use of correlation coe cients. When the inputs to the circuits are speci ed in terms of statistical measurements (e.g., signal probabilities, transition probabilities), TPS uses an e cient l o c a l OBDD-based technique to extract the correlation coe cients. When the inputs to the circuits are speci ed in terms of vector streams, a bit-parallel simulation approach is used to extract the correlation coe cients. The advantages of this technique are: 1) It is very e cient as only four tagged waveforms are simulated and 2) Since the logic waveforms represented by e a c h tagged waveform exhibit similar properties, issues such as signal correlations among circuit nodes and glitch generation/propagation can be e ectively accounted for. In summary, TPS is intended as a combination of static approaches, which are e cient a s o n l y a s m a l l n umber of waveforms are simulated, and dynamic approaches in which the spatiotemporal correlation in input streams are fully captured.
The organization of the paper is as follows. In Section 2, we brie y describe the background and introduce the terminology. The notion of tagged probability w aveforms in introduced in Section 3. In Section 4, the waveform computation scheme in TPS is described. The issues of computing correlation coe cients and handling complex gates are examined in Sections 5 and 6. The issue of glitch handling is discussed in Section 7, followed by the experimental results and conclusion in Section 8 and 9, respectively. 2 Background and Terminology
Power Consumption Model
In a correctly designed CMOS circuit, the leakage current c a n b e k ept 3 to 5 orders of magnitude smaller than the "on current" of the transistors. The dominant sources are the charging/discharging current of the loading capacitance and the short-circuit current. The former depends on the loading capacitance while the latter can be modeled as the charging/discharging current o f a n \ e q u i v alent capacitance". Therefore the power consumption of each n o d e n in the circuit is given by:
where T c is the clock period, V dd is the supply voltage, C n is the sum of load capacitance and the equivalent short-circuit capacitance at node n, a n d sw n is the average switching activity at the output of node n (that is, the expected numb e r o f s i g n a l c hanges) per clock cycle. In (1), we assume that the signal transition is from 0 to Vdd or vice verse and ignore the impact of signal slew rate on the short-circuit current.
From (1), the problem of estimating the average power can be reduced to one estimating the average switching activity a t e a c h node. Therefore the focus of this paper is the estimation of average switching activities.
sw n in (1) is related to the timing relationship (or delay) of input signals of each gate. Indeed, the output signal of a node may c hange more than once due to unequal signal arrival times at its inputs. The power consumed by these extra signal changes is generally referred to as the glitch power. Here we assume that all signal changes are between Vdd and ground and therefore do not consider partial swing. CMOS gates have inertial delays. Only glitches with adequate strength (i.e., glitch width) can overcome the gate inertia and propagate through the gate to its gate output. These two issues are referred to as the modeling of glitch generation and glitch ltering, respectively, a s s h o wn in Figure 1 . In Figure 1 (a) and (b), glitches are generated because of the skew in the arrival times of input transitions. However, only the glitch in Figure 1 (b) remains after the glitch lering process. A delay model that accounts for gate inertia is referred to as an inertial delay model. In the paper, we assume an inertial gate delay m o d e l . That is, all the glitches with width less than a value speci ed in the cell library will be suppressed from the waveforms. For the sake of simplicity, w e assume that the gate inertial is the same as the gate delay in the discussion of this paper.
A straightforward simulative approach t o p o wer estimation would enumerate all pairs of input vectors and compute the average switching activities. This procedure will obviously be exponential in complexity. One way to cope with this complexity is through the concept of probability and tagged (probability) waveforms as described next in this and the following sections.
Probability W aveforms
Let us examine the operation of the circuit under a sequence of two input vectors V ;1 , V 0 . L e t V ;1 be the vector applied at time ;1 and V 0 be the vector applied at time 0. Clearly, when vector V 0 is applied, all gates have stablized to their values under V ;1 . During the time interval from 0 to 1, logic value of each gate varies over time depending on the signal propagation paths from primary inputs to that gate. Therefore, there may be a large number of distinct logic waveforms to be generated at the output of a gate.
Probability waveforms 3] represent the logic waveforms of each gate collectively using probabilistic measurements. A probability w aveform is a sequence of transition edges (or events) o ver time where each e v ent is annotated with an occurrence probability. In a probability w aveform w, t wo concepts are employed: signal probability and transition probability, w h i c h are de ned as follows:
De nition 2.1 Signal probability sp n (t) is de ned a s t h e p r obability that a node n assumes logic one at time t. De nition 2.2 The transition probability of an event that changes from 0(1) to 1(0) is de ned as the upward or rising transition probability tu n (t) ( downward or falling transition probability td n (t)).
The probability w aveform of a node is a compact representation of the set of all logical waveforms at that node under the input stimuli between two consecutive clock cycles. In this sense, it is an abstraction of the logical waveform space. If we e n umerate all the distinct logic waveforms and their occurrence probabilities for a node n, its probability w aveform can be easily constructed as explained below. The notations that we use are:
: a logic waveform of node n, W n : the set of distinct w i 's of n, P (w i ) : the occurrence probability o f w i , sv wi (t) : the signal value of w i at time t, up wi (t) : a binary value evaluating to 1 if w i has a 0 ! 1 transition at time t, 0 otherwise, down wi (t) : a binary value evaluating to 1 if w i has a 1 ! 0 transition at time t, 0 otherwise, sp n (t) : the signal probability o f n at time t, tu n (t) : the 0 ! 1 transition probability o f n at time t, td n (t) : the 1 ! 0 transition probability o f n at time t.
The signal and transition probabilities are given by: sp n (t) = X wi2Wn P (w i )sv wi (t) (2) tu n (t) = X wi2Wn P (w i )up wi (t)
td n (t) = X wi2Wn P (w i )down wi (t):
Alternatively, a probability w aveform w can be represented by an initial signal probability followed by a sequence of transition probabilities in temporal order, that is: w = fsp n (0) t u n (t 0 ) t d n (t 0 ) t u n (t 1 ) t d n (t 1 ) : : : t u n (t m ) t d n (t m )g and sp n (t + ) = sp n (t ; ) + tu n (t) ; td n (t) Figure 2 shows an example of constructing the probability w aveform from a set of logic waveforms.
As enumeration of logic waveforms is prohibitively expensive, probabilistic simulation avoids this enumeration by providing an e cient ( y et approximate) waveform propagation mechanism that takes the probability w aveforms at the circuit inputs and propagates them through the circuit. The main shortcoming of this simulation technique is that signal correlations caused by reconvergent signal paths in the circuit are di cult to account for. The notion of tagged waveforms is proposed here to alleviate this shortcoming.
Tagged Waveforms
A tagged ( p r obability) waveform is obtained by partitioning a probability w aveform according to the initial and nal steady state logic values of the logical waveforms that have c o n tributed to this probability waveform 1 . That is, four tagged waveforms can be de ned at each n o d e n: w 00 n , w 01 n , w 10 n and w 11 n . A l l logic waveforms at the output of node n with initial state x and nal state y are compactly represented by the tagged waveform w xy n . tu xy n (t)(td xy n (t)) represents rising (falling) transition probability at time t in the tagged waveform w xy n . Similarly, sp xy n (t) represents the signal probability at time t in tagged waveform w xy n .
De nition 3.1 Tagged waveform probability, denoted a s P (w xy n ), i s t h e s u m o f o ccurrence p r obabilities of all logic waveforms represented b y w xy n .
Note that the initial and nal state values are not a ected by the delay m o d e l . A s a r e s u l t , P (w xy n ) c a n b e computed using zero delay logic simulation. When circuit inputs are temporally uncorrelated, the tagged waveform probabilities can be computed as P (w 00 n ) = ( 1 ; P s (n)) 2 , P (w 01 n ) = P (w 10 n ) = P s (n)(1 ; P s (n)) and P (w 11 n ) = ( P s (n)) 2 , where P s (n) is the signal probability o f n o d e n under the zero delay model. This signal probability, for example, can be obtained by an OBDD-based approach 6]. In the presence of temporal correlation, P (w xy n ) can be computed using techniques proposed in 9, 10]. Figure 3 illustrates the logic waveforms, probability w aveform, and tagged (probability) waveforms of a circuit primary input.
Let W denote the maximum number of events in any w xy n where x y 2 f 0 1g. F rom the tagged waveforms of node n, its power consumption can be computed as
(td xy n (t k ) + tu xy n (t k )) (5) where T c , V dd , C n , and sw n are as de ned in (1).
Extremal Condition
De nition 3.2 A tagged waveform w xy c is said to satisfy the extremal condition at time t if sp xy c (t) = 0 or sp xy c (t) = P (w xy c ).
When a tagged waveform w xy satis es extremal condition at both times t ; and t + , there are four possible cases which will be referred to as cases E1 through E4 in this paper. E2) 1-holding case: if sp xy (t ; ) = sp xy (t + ) = P (w xy ), t h e n tu xy (t) = td xy (t) = 0 .
E3) Rising-transition case: if sp xy (t ; ) = 0 and sp xy (t + ) = P (w xy ), then td xy (t) = 0 and tu xy (t) = P (w xy ). E4) Falling-transition case: if sp xy (t ; ) = P (w xy ) and sp xy (t + ) = 0 , t h e n td xy (t) = P (w xy ) and tu xy (t) = 0 .
Proof Omitted to save space.
As the transition probabilities in the above cases are uniquely determined and they are either 0 or the tagged waveform probability, o n e m a y ask if the transition probabilities are also exact. Later in Section 4.3 we will show that extremal conditions indeed imply the exactness of tagged waveforms.
In the next section, we describe the waveform propagation scheme in TPS.
Waveform Propagation
The waveform propagation mechanism used in TPS is very similar to the one used for probability w aveform except that, at each node, TPS deals with four tagged waveforms, instead of a single probability w aveform. Consider a two-input AND gate with inputs a and b and gate output c during the waveform propagation procedure. There are four tagged waveforms w xy a at input a and four tagged waveforms w wz b at input b, where x y w z 2 f 0 1g. In another words, there are sixteen tagged waveform combinations at the gate inputs. Each of these combination is referred to as the (input) joint tagged waveform and denoted by w xy wz c . They form a disjoint partitioning of the logic waveforms produced at the gate output c. F or instance, w 01 10 c represents the logic waveforms produced at gate output c when logic waveforms at input a assume initial state 0 and nal state 1 and logic waveforms at input b assume initial state 1 and nal state 0.
For each j o i n t tagged waveform, one probability w aveform is produced at the gate output. The propagation of transition events from gate inputs to gate output is event-driven in nature. That is, for each joint tagged waveform in which an input event occurred at time t, an output event at time t + d, w h e r e d is the gate delay, i s s c heduled in the corresponding probability w aveform produced at the gate output. For each newly scheduled transition event, we need to calculate its transition probability. After the probability waveforms of all 16 joint tagged waveforms are computed, they are combined into four tagged waveforms so that only four (output) tagged waveforms are maintained at the output of each g a t e .
In the following, we consider two cases: 1) tree circuits and 2) circuits with reconvergent paths to illustrate the computation of transition probabilities in TPS. In these cases, we assume no gate inertial and ignore the e ect of glitch ltering, which will be discussed in Section 7.
Tree circuits
For circuits with a tree structure, signals connected to two inputs of the AND gate are uncorrelated if the circuit inputs are uncorrelated. Therefore the transition probabilities can be calculated as: (t + d) = td xy a (t)sp wz b (t ; ) + td wz b (t)sp xy a (t ; ) ; td xy a (t)td wz b (t) (7) where d is the gate delay, a and b are inputs of an AND gate, and c is the gate output. The reason to have t + and t ; on the righ-hand side of above equations will become clear later in the proof. Table 1: The forcing set table for a two-input AND gate.  OUTPUT TAGS  INPUT TAGS  00 (00,00), (00,01), (00,10),(00,11),(01,00) (01,10),(10,00),(10,01),(11,00) 01 (01,01), (01,11),(11,01) 11 (11,11) 10 (10,10), (10, 11) , (11, 10) For a transition event s c heduled at time t + d at the gate output, at least one of the gate inputs should have a transition event a t t i m e t, which is captured by the rst two terms in (6) and (7). The last terms of both equations are correction terms for simultaneous input changes. Later in this subsection, we w i l l show that the transition probabilities are as calculated in (6) and (7) are exact when the network contains no complex gates and have a tree structure.
The procedure for combining sixteen joint t a g g e d w aveforms can be described as follows. Since each joint tagged waveform already speci es the initial and nal states of the logic waveforms at each g a t e i n p u t , w e can easily derive the initial and nal states of the logic waveforms produced at the gate output. All the joint tagged waveforms that produce the same initial and nal state values at the gate output are added together. After this procedure, four tagged waveforms are formed and they are propagated to the fanout gates. Table 1 , which is referred to as the forcing set table, lists the tags of the joint tagged waveforms (for a two-input AND gate) that should be combined into each output tagged waveform.
An OR gate is equivalent to an AND gate with input and output phase inversion. The above equation can be thus applied to an OR gate with input and output probability w aveform inverted. With phase inversion, we mean that w 00 becomes w 11 , all rising transition events become falling transition events and all falling transition events becomes rising transition events, etc.
To a void exponential increase in the number of joint tagged waveforms, gates with more than two inputs are decomposed into subnetworks of two-input gates AND gates and inverters (c.f. Section 6). This subsection will be concluded with the following theorem.
Theorem 4.1 If the circuit has a tree structure which consists of only simple gates and inverters and the circuit inputs are s p atially uncorrelated, the transition probability calculations based on (6), (7) and phase inversion are exact. Proof We p r o ve this theorem by induction on levels of nodes. Simple gates with more than two inputs are decomposed into a subnetwork of two-input simple gates. All two-input simple gates are then decomposed into 2-input AND gates and inverters, as shown in Figure 4 . The delay of the root gate in each subnetwork is taken to be the same as the delay of original gate while the delays of remaining gates in the subnetwork are assigned to be 0. The new network after decomposition will still have a tree structure if the original network is a tree. In the following we o n l y p r o ve the case for 2-input AND gates, the proof for inverters is trivial as it only involves phase inversion.
We assume that all the circuit input nodes are at level l = 1. Since the tagged waveforms are computed exactly on these nodes, the theorem holds for l = 1. Assume that the theorem holds for l = k. Let c be a gate at level l = k + 1, with gate inputs a and b. Without loss of generality, w e assume that the transition event o f i n terest is in joint tagged waveform w xy wz c and it occurs at the output of c at time Therefore it proves the case for l = k + 1 ,w h i c h i n t u r n p r o ves the theorem by mathematical induction.
Circuits with Reconvergent F anout Paths
For circuits with reconvergent fanout paths, exact computation of the transition probability o f a n e v ent i s very di cult as explained next. A tagged waveform describes the occurrence probabilities of four di erent states { staying at 0, making a rising transition, making a falling transition, and staying at 1 { at any time instance. To exactly calculate the output tagged waveform from a joint input tagged waveform in a 2-input AND gate, we n e e d t o k n o w the correlation between any t wo states at the same time instance of the input tagged waveforms from di erent gate inputs. When gate inputs are uncorrelated, so is the correlations between the two states. Therefore the occurrence probability o f e a c h joint state can be calculated by multiplying the occurrence probabilities of the corresponding states in each input tagged waveform, as demonstrated in the previous subsection. However, when the gate inputs are spatially correlated because of the reconvergent fanout paths in the circuit or other reasons (i.e., the circuit inputs are spatially correlated), correlations between states of the two di erent input tagged at the same time instance may become very complex. To better explain this result, we s h o w an example in Figure 5 . ef . T o compute the output tagged waveform at g under this joint t a g g e d w aveform, we need to know the correlations of the following joint states: 1) at time 2, the joint state in which e makes a rising transition and f stays at 1 , a n d 2 ) a t t i m e s 3 a n d 4 , t h e j o i n t state in which e stays at 1 and f makes a falling transition. Although the joint states under consideration at times 3 and 4 are the same, their correlations are di erent a s s h o wn in Figure 5(d) . This example indicates that the correlation of the same joint s t a t e m a y c hange with time. Unless all joint logic waveforms exhibit the same correlation, it is di cult to accurately estimate the correlations of the joint states. These possibly time-variant correlations will be referred to as microscopic 
where w x y and z 2 f 0 1g. Figure 6 shows the di erence in waveform computation between a tree circuit and a circuit with reconvergent fanout paths.
TPS uses macroscopic correlations to approximate microscopic correlations. That is, we e s s e n tially assume that correlations between any element from set ftu xy a (t) t d xy a (t) s p xy a (t)g and any element from set ftu wz b (t) t d wz b (t) s p wz b (t)g is equal to xy wz . Therefore, the the transition probabilities can be computed as: 
where d is the gate delay, w x y z 2 f 0 1g, a, b are the inputs of an AND gate and c is the output.
The rest of the propagation scheme is exactly the same as in the case of tree circuits. While the above scheme is only an approximation to model the complex microscopic correlations among logic waveforms, it has a few desirable properties. First, the correlation coe cient xy wz can be computed under the zero delay model using approaches proposed in 9, 1 0 ] which can account for both spatial and temporal correlations in circuit inputs. In particular, xy wz is identical to T C xy wz de ned in 9].
Second, if the circuit inputs are free of any temporal correlations, calculation of correlation coe cients can be greatly simpli ed to no more than that of calculating the signal probabilities under the zero delay model. Under the temporal independence assumption, (8) can be rewritten as:
xy wz = P (a = x^b = w)P (a = y^b = z) P (a = x)P (b = w)P (a = y)P (b = z) :
P (a = x^b = w) can be calculated directly from signal probabilities of a, b and c using a tabular method 8]. 
The results of (13) and (10) are identical.
Last, but not the least, TPS calculates the power consumption due to functional activity exactly, s i n c e only the glitch p o wer is approximated. Therefore, the power estimates obtained by TPS are never less than those obtained from the zero delay logic simulation. Note that without using tagged waveforms, there is no assurance that the estimated power will be greater than the zero delay p o wer.
In the next subsection, we will show t wo results: 1) If a tagged waveform satis es one of the conditions of E1 through E4 a t t i m e t, the tagged waveform will also be exact at time t and 2) When the estimated switching activity from TPS on a node equals to its functional (i.e. zero-delay) activity, the estimated activity is exact (even though the tagged waveforms may n o t ) .
Exactness Conditions of TPS
We rst show that if an output tagged waveform w xy satis es extremal condition at time t, signal probability sp xy (t) is exact. Proof We p r o ve this lemma by induction on levels of nodes l. W e assume that all the circuit input nodes are at level l = 1. Since extremal conditions are true on these nodes at all time other than time 0 and the tagged waveforms are computed exactly on these nodes, the theorem is true for l = 1. Assume that the theorem is true for l = k. L e t u s n o w consider a node c at level l = k + 1 with gate inputs a From (12), it implies that either pq rs = 0 or at least one of sp pq a (t) a n d sp rs b (t) is zero. For the former case, sp pq rs c (t + d) is exact. For the later case, Without loss of generality, w e assume sp pq a (t) = 0. Since node a is at level k or less and sp pq a (t) = 0 satis es extremal condition, tagged waveform w pq a is exact at time t and all logic waveforms represented by w pq a assume 0 at time t. As a result, no logic waveforms at c represented by w pq rs c can produce logic 1 at time t + d and sp pq rs c (t + d) = 0 is exact. The proof for the case when sp xy c (t + d) = P (w xy c ) is similar.
We only prove the case for AND gates as inverters only invert the tagged waveforms and phase inversion do not a ect the exactness of the signal probability calculation.
It completes the proof for l = k + 1. The theorem is true by mathematical induction.
Corollary 4.3 Let c be a 2-input AND gate with gate inputs a and b. I n t a g g e d waveform w xy c , w h e r e x y 2 f 0 1g, t h e t r ansition probabilities of transition events at time t + d are exactly calculated using (9) and (10), when w xy c 's time t + d satisfy one of the conditions described i n P r oposition 3.1, and 's are calculated exactly for all transitive fanin gates of c.
An interesting case is when the total switching activity sw c of a node c estimated from TPS equals to its functional switching activity, e.g. sw c = 2 P (w 01 c ). Proof Omitted to save space.
Computing the Correlation Coe cient
The correlation coe cient xy wz in (8) can be computed exactly or approximately as described next.
Exact Techniques Probability Calculation using Global OBDDs
Global OBDDs refer to the OBDDs which represent the logic function of a circuit node in terms of the variables associated with circuit inputs. Using the technique proposed in 11], the temporal correlation of circuits can be exactly accounted for. 9] g i v es an exact technique that accounts for temporal and pairwise spatial correlations among circuit inputs. However, no exact technique is available to account for general spatial correlations among circuit inputs. Moreover, the space complexity of global OBDDs limits these techniques to circuits of small size.
Bit-parallel Simulation
Very often the input stimuli are speci ed by a v ector stream (e.g., from a simulation results obtained at RT level or higher). In this case, bit-parallel simulation technique under the zero delay model 13] c a n b e employed to calculate the correlation coe cients. On a SUN SS-20 machine, the run time of a bit-parallel algorithm that computes all sixteen correlation coe cients can run as fast as 600K gate-vector/sec. Bitparallel simulation can directly capture both temporal and spatial correlations in the circuit inputs without the accuracy loss that will be incurred if we use a procedure to extract input statistics followed by a n approximation technique that models the complex signal correlations among the circuit inputs. However, the main drawback is that it cannot handle extremely long streams in a reasonable time.
In the following subsection, we describe two improved techniques that o er good accuracy vs. e ciency trade-o .
Approximate Technique
Local OBDDs refer to OBDDs which represent the logic function of a circuit node in terms of the variables associated with some set of intermediate variables (associated with nodes in the fanin cone of the node in question). When the signal probability is computed from a local OBDD, t h e OBDD variables are assumed to be spatially uncorrelated. Several researchers 14, 9 , 8 ] h a ve concluded that the error caused by t h i s assumption is negligible as long as the OBDD variable support set is selected far away (in terms of the level distance) from the node for which the local OBDD is built. This is mainly because signal correlations are result of reconvergent paths in the circuit these correlations are stronger for short reconvergent paths compared to long reconvergent paths. By selecting a variable support set that is su ciently far from the target node, short reconvergent paths can be easily captured. However, each l o c a l OBDD has its own variable support set which reduces the computation caching and sharing of OBDD. Therefore could be a signi cant penalty if the local OBDD-based approach is not implemented carefully.
In 15], a technique for computing the signal probabilities using local OBDDs is proposed. The idea is to break the circuit nodes into disjoint parts so that the numb e r o f i n p u t v ariables (in the support set) to each part is less than or equal to some user-speci ed value. However, this approach compromises the accuracy on the nodes at the rst few levels of each part since these nodes are too close to the support set. As a result, the e ect of short reconvergent paths that pass through the input variables in the support set is not properly captured for the nodes at the rst few levels. In summary, this partitioning technique is proposed to limit the size of support set and it overlooks the impact of short reconvergent paths on the signal correlations.
In our scheme 8], nodes in the network are rst levelized. Then the OBDD variables for each local OBDD (associated with some node n) are selected from the transitive fanins of n that are at least l levels away from n, where l is a user-supplied number, as shown in Figure 8 . Nodes in the circuit are processed level by l e v el. The advantages of this approach are: 1) It maximizes the computation caching (sharing of intermediate results) of OBDDs, as the nodes on the same level will share the same set of variables in the proposed scheme and they can be constructed by the same set of OBDD variables and the same variable ordering and 2) It addresses the signal correlation problem as the function of a node is built in terms of variables which are at least l levels away from it and thus the short reconvergents are always taken into account and the computation accuracy is roughly the same for all the nodes in the circuit.
In practice, we h a ve found that l = 6 (on the decomposed network, cf. Section 6) works very well for most of the circuits that we h a ve tested at the same time, the OBDD size is not an issue as long as l 10. Increasing l beyond 6 does not improve the accuracy of total network power estimate by m uch.
Handling Complex Gates
Complex gates are rst decomposed into a subnetwork of simple gates, then each simple gate is further decomposed into two-input AND gates and inverters. Caution must be exercised during decomposition as (9) and (10) are only exact for reconvergent fanout free networks. For example, Figure 9 shows two possible decompositions for an And-Or-Invert gate: o =!(a + bc). The factored form decomposition in Figure 9 : Di erent forms of decomposition for an AOI o =!(a + bc). Figure 9 (a) does not introduce any reconvergent fanout paths (compare this with the SOP decomposition in Figure 9 (b), which indeed introduces short reconvergent fanout paths). If the network itself is reconvergent fanout free, this type of decomposition ensures that (9) and (10) are exact.
Not all complex gates can be decomposed into subnetworks without reconvergent fanout paths. On the other hand, only a few gate types in a cell library give rise to short reconvergent fanout paths after decomposition into simple gates. Two-input XOR, XNOR and two-input multiplexor (two data inputs and one select input) are such examples. For the rst two gates, we derive e cient closed-form equations similar to (9) and (12) . For the third gate we propose a more general approach that can be applied to any gate with greater than two inputs.
XOR gates
Using the analysis approach described in Theorem 4.1 and the correlation coe cient xy wz in Section 4.2, the rising transition probability tu xy wz c (t + d) at the output of an XOR are calculated as: 
2-1 Multiplexor gates
The general approach for calculating transition probabilities at the output of a gate at time t + d is based on symbolic simulation using OBDDs as described in 17]. We illustrate this technique on a two-input MUX gate n shown in Figure 10(a) . Let the inputs of n be a, b, a n d c. A t the output of n, w e build two symbolic formulae: F 01 (t) w h i c h describes all input combinations (a, b, a n d c) that cause n to assume zero and one at time t ; and t + , respectively and F 1 (t) w h i c h describes all input combinations that cause n to assume one at time t. Figure 10 (b) and (c) show t h e OBDDs o f F 1 (t) a n d F 01 (t) f o r n, respectively (the left edge of a node represents the IF clause). For F 1 (t), the variables denote the logic value of each gate input at time t ; d, where d is the delay o f t h e M U X . F or F 01 (t), the ordering in the OBDD is chosen so that two copies of the same variable (one copy for the values at time t ; ; d and another copy for those at time t + ; d) are placed adjacent to one another. F 01 (t) essentially gives the transition probability tu n (t). 
To compute the correlation coe cients among more than two inputs, one can use the approximation proposed in 10] in terms of pair-wise correlations. That is, for three-input gates, we h a ve 3 :
opq rst = or ps or qt ps qt (20) The above s c heme can be easily extended to complex gates with more than 3 inputs.
Dealing with the Glitches
Glitch ltering refers to the process of \adjusting the transition probabilities" in a joint tagged waveform to account for the fact that short glitches in the logic waveforms do not pass through gates due to the inertial delay of these gates. From our experience as well as that reported in 19], the power dissipation of some datapath circuits (e.g., multipliers) without any glitch-ltering can be overestimated by a s m uch a s 200%. Glitch ltering is a complicated task as two transitions in a probability w aveform that constitute the same glitch m a y be correlated. Figure 11 shows two sets of logic waveforms represented by the same Figure 12 : The relation of input and output glitch width implemented in the glitch ltering block.
probability w aveform. It is thus impossible to identify the glitches just from transition probabilities in a probability w aveform (since the mapping from logic waveforms to probability w aveforms is many-to-one).
Another importance issue in glitch ltering is to determine the minimum glitch width that enables it to propagate through a gate. This information can be obtained from the propagation delay and rise/fall times of a gate. In general, we found that using gate delay as the minimum glitch width yields satisfactory results. That is, we implement a glitch propagation mechanism which is based on the relation between input and output glitch width as shown in Figure 12 .
The proposed glitch ltering scheme is based on observations from logic simulations. Consider a two-input In essence, we assume that tu xy a (t 1 ) and td wz b (t 2 ) are also correlated by macroscopic correlations of the joint tagged waveforms. This scheme is applied to each joint t a g g e d w aveforms before they are merged into four or six tagged waveforms using the forcing set table. Note that this scheme does not perform any lering on short glitches that come from the same gate input. In practice, we found that it produces reasonably good results.
Compared to other probabilistic techniques 3] w h i c h only uses one probability w aveform for each n o d e , TPS o ers better opportunity for glitch-ltering due to the disjointness property of the joint tagged waveforms. To be more precise, during waveform propagation, the sixteen joint tagged waveforms (in the four-tag scheme) form a disjoint partition of the logic waveform space, only the transitions in the same joint tagged waveform are subject to glitch-ltering. The proposed algorithm has been implemented under the SIS environment 2 1 ]. TPS can be divided into three phases: network decomposition, correlation coe cient calculation, and waveform propagation. During correlation coe cient calculation phase, one can use either local OBDD or bit-parallel simulation approaches.
In the experiments, we compare the power estimates of TPS to those obtained from gate-level logic simulation. Circuits used in the experiments are taken from ISCAS85 and MCNC91 benchmarks and are rst mapped to lib2.sis library. The delay o f e a c h gate is calculated using the delay calculator in SIS 21] . The glitch ltering scheme in both logic simulator and TPS is such that all glitches with width smaller than the gate delay is ltered out. Table 2 shows the circuit pro les. The experiments are performed on two t ype of sequences. The rst sequence { an input sequence of 40,000 vectors { is generated randomly by assuming 0.5 signal and transition probabilities at circuit inputs. The second sequence of length 4 000 is a non-random one obtained from industry and will be referred to as the biased sequence in this section. Figure 13 : Impact the switching activity at circuit inputs on total power estimates for random sequences
The average bit activity for this sequence is 0:32.
We rst assess the node-by-node accuracy of three di erent approaches on the random sequence: 1) TPS NC (no correlation): the transition probabilities at each gate are calculated directly from the transition probabilities at gate inputs. Correlations between gate inputs are ignored. This approach is similar to the one used in CR EST, which is a probabilistic simulation technique.
2) TPS BDD: TPS using local OBDDs with l = 6 .
3) TPS BP: TPS using bit-parallel simulation scheme.
We do not use TPS with global OBDDs due to excessive memory requirement of this approach. The power estimates from the above three approaches are compared against those obtained from logic simulation over the entire vector sequence.
The results on random sequences are summarized in Tables 3 and 4 . In Table 3 , we report average error on nodes with switching activity (sw) greater than or equal to 0.1 calculated as Error , where sw ls i and sw tps i are the activities obtained from logic simulation and TPS, respectively. This is because the average error on low activity nodes is not a good measure. Note Table 5 : Results for biased sequences. logic sim.
TPS BP(N=4000) circuit total power node-by-node power run run sw 0.1 sw<0.1 (mW) time time power %error avg rms avg speedupthat C6288 has no low activity nodes. The TPS BP approach simulates all 40,000 vectors. The errors for C6288 circuit are high. This is because very high glitch p o wer is observed in this circuit (5 times the zero-delay p o wer). Table 4 shows run times and accuracy in estimating the total circuit power consumption. The run times in seconds are reported on a SUN Ultra-Sparc2. The operating frequency of the circuits is 20MHz and Vdd is set to 5 volts. Not surprisingly, the error is much smaller than the node-by-node error due to the averaging e ect.
To i n vestigate the impact of changing switching activity at circuit inputs on overall power estimates, we generate random sequences with di erent input switching activities and with a length of 2,000 vectors. We applied these sequences to circuit C880 and plot the results in Figure 13 where the solid line shows the results of logic simulations and the dashed line shows the result of TPS BP. T h i s p l o t s h o ws that TPS is very accurate over a wide range of input switching activities. Similar results are obtained for other benchmark circuits.
For the biased sequence (Table 5) , only the results from TPS BP are reported. All errors of circuit power estimates are smaller than 10% except for C6288. Again, the glitch p o wer in this circuit is still very high (258% of the zero-delay p o wer), even under the biased sequence. The speedup in TPS is about 5, except C6288, since only 4,000 vectors are simulated. The speedup will be higher if longer vectors are simulated as the run time of waveform computation in TPS is relatively insensitive t o t h e v ector length. As the vector length increases, the run time of bit-parallel simulation becomes dominant.
To i n vestigate the impact of sequence length of the biased sequence on the estimation accuracy, w e compared results of logic simulation and TPS BP on the rst N clock cycles with N varying from 93 to 2000. The results are plotted in Figure 14 where the solid line shows the results of logic simulations. This gure shows that TPS is robust even for short input sequences.
Although the run times of TPS are higher than the probability w aveform approach 3] and transition density approach 4] that consider no gate input correlations, TPS has higher accuracy and the ability t o account for the spatiotemporal correlations in the input streams. While this issue can be addressed at di erent abstraction levels of design, gate-level techniques provide good balance between accuracy and e ciency. In this paper, we presented tagged probabilistic simulation (TPS) as an accurate and e cient gate level power estimation technique. TPS is based on the notion of tagged waveforms which divide the logic waveform space into a small number of disjoint parts and then represents all the logic waveforms in a part by a probability w aveform. The advant a g e o f t h i s s i m ulation strategy is that the correlations among circuit internal nodes can be e ectively accounted for. Due to the disjointness of the tagged waveforms, an e ective ltering scheme was developed and used in TPS.
We described the fundamental properties and the waveform propagation schemes of tagged waveforms. We also presented necessary conditions for the transition probability calculation to be exact. Lastly, the experimental results showed that TPS is more accurate than a probabilistic simulation without considering gate input correlations and a factor of 10 more e cient than explicit gate-level simulation. TPS is also space-e cient and can easily handle circuits of large size.
While in this paper we do not discuss the issues of applying TPS to sequential circuits, TPS can be easily extended to do so. The estimation procedure consists of two tasks: 1) estimate the signal and transition probabilities of state lines, and 2) estimate the power consumption of the combinational kernel and ip-ops (or registers) based on the probabilities computed in 1). Techniques such as those proposed in 20] can be used to perform task 1.
